BIST Memory Design and Testing

¹Ms. S.DIVYA, ²S.Tamilselvan, ³A. Selvakumar, ⁴V. Sureshkumar

¹Assistant Professor, ^{2,3,4}B.E. Students Department of ECE, SREC Coimbatore, India

Abstract: Memories are the most essential component in all storage devices. Memory structure become complex when it is upgrading. Due to higher level of integration in memory size, manufacturing cost of the device is reducing and testing cost is increasing. Testing is needed to give the fault free products. Large number of bit pattern requires more time to test the circuit. Test algorithms are necessary to minimize the testing time. In this paper memory is designed and tested for stuck at fault with single bit and multiple bit error. We have simulated and analyzed the memory design using Xilinx design suite ISE 14.2.

Index Terms: Memory, BIST, LFSR, Test data.

I.INTRODUCTION

In a silicon die different types of memories can be fabricated and it is called as System on Chip. The advantage of SOC is low power consumption in computing market and it gives the efficient fault coverage for a targeted fault. RAM and ROM are the most common two different types of memories. Almost all memories having the property of random access .Volatile memory losses it stored data when the power to the chip is turned off but it is less expensive than non-volatile memory.

This paper is organized into five sections. Section II explores the related work done by various researchers followed by the presentation of BIST Architecture and faulty algorithm in section III. The experimental results and discussions are presented in section IV. Section V presents conclusion and future scope.

II.LITURATURE SURVEY

2.1 Testability

As SOC contains various functional components, they are predesigned and pre-verified by the core providers. System integrators are provided for verification of the design and manufacturing testing to analyze the complexity of SOC, Testing embedded memory is more difficult than testing commodity memory. The first testing issue is accessibility .When the DRAM core is embedded in a CPU or ASIC and surrounded by logic blocks. Proper Design for Testability (DFT) methodology must be provided for core isolation and tester access, and a price has to be paid for the resulting hardware overhead, performance penalty, and noise and parasitic effects.

2.2. Test data and testing time

Power dissipation becomes a serious concern in memory inputs with memory BIST features due to switching activity in the memory under test, the read &write operation requires a lot of switching in test pattern generator and address counter. Modern Automatic Test Pattern (ATGP) tools tend generate test patterns with a high toggle rate in order to reduce the pattern count .parallel testing is often used to reduce test application time, particularly on (SOC) device.

2.3. Issues of Test power

When verifying the correct function of high –density system such as an SOC, test procedures and test techniques have to satisfy all power constraints in the design phase, otherwise it can expose the circuit to various problems such as, reducing reliability, product cost increase etc. An excessive switching in the CMOS circuit can cause catastrophic problems such as instant circuit damage ,reduced autonomy for device that are operate by battery

2.4. Memory Testing

Memory consists of group of cells. Semiconductor memories are considered as one of the most important aspects of modern VLSI system. Memories are the most universal component in system on chip today. All SOC's contain some types of embedded memories such as RAM, ROM, DRAM and flash memory. Testing the memory and SOC becomes more important because the memory density higher than the logical part. Which means chance to have a defect is higher in memory. The BIST methodologies offer solutions for testability of embedded memories and minimize the embedded memory tester's requirements and reduce memory test time

2.5 Cost Function Evaluation

In order to test the optimality of a solution, a cost function is defined. In this implementation, the cost is defined as the number of used spare elements. The Solver has a register to store the cost of the current repair strategy. The Solver also has registers to store the repair strategy with minimum cost so far and the minimum cost. The current cost is compared against the minimum cost generated so far. If the cost of current repair strategy is more than minimum cost, the Solver immediately asserts the Restart signal and moves on to the next repair strategy. If the cost of the current repair solution is less than minimum cost till the end of the evaluation, the Solver saves the current repair strategy and its cost.

2.6 Fault models.

A fault model is defined as one in which occurrence of fault and their impact on circuit is analyzed .Which can be done before actual testing. The common faults that may occur in the memory are Stuck at Faults (SAF), Stuck open or Stuck short faults, Address Faults (AF), Coupling Fault (CF), Bridging Fault (BF), Software Fault (SF). When there is high transmission of bit from 1 to 0 result will be 0 instead of 1 this type fault is called Software Fault. If the signal line is permanently fixed to logic zero, it is called Stuck-at Zero and if it is permanently connected to a logic1, it is called Stuck at One fault model.

III. BIST ARCHITECTURE AND MEMORY DESIGN

The external interface in RAM is made of three groups of signals, address signals, control signals and data signals. The control signals tell the RAM what operation is to be executed i.e., Read or Write. The address signals tell the RAM the cell location to perform the operation on and finally the data signals to transfer the data to and from the RAM.

During Write operation, the data is first loaded into the memory. During Read operation, written data is displayed on the data-out line.

3.1. Memory BIST Controller

For detection of faults occurred in memories we use test algorithms. The dominant test algorithms that are currently implemented in Memory BIST Controller March test techniques it is simple and can be used to have good fault coverage.

MBIST Controller features a set of predefined instructions that is used to write the selected test algorithms. The written tests are loaded in the MBIST controller. This type of MBIST the test patterns, data, address and control signals. These test patterns are applied to memory which is under test.

3.2. Built In Self Repair

Memories are the key components in SOC. They are dense and cover a large portion of chip area. There may be a fault occurs when data is transmitted at the high rate. For this concern we have to use rows and/or spare columns and cells -to improve the yield. The defective cells detected by the BIST circuit are replaced by the spare memory.

BISR circuit can only identify faulty chip. It requires the fail address data and spare memory. This method compares the input data with stored data.

3.3 BIRA

It collects the faulty information from the MBIST circuit and allocates the redundancies according to the collected faulty information using the implemented redundancy analysis algorithm. The BIRA unit mainly consists of MBIST block and BIST block which are capable for testing the memory under test as well as perform the Self Repair in the memory address test.

3.4 Solver

The solver will generate the repair strategies one by one and will check whether each repair strategy can fix all the faulty captured in the faulty list. The first repair strategy is generated depending on the number of must repair rows and coloumns. After repair strategy is tested, the state of the MRA should be reverted. The MRA reads the each faulty address in the fault list in order until there is no fault address. MRA will also display which bit is error in the given input data.



IV. RESULTS

Simulation results using Xilinx ISE Design Suite 14.2

Test data generation: In this operation Linear Frequency shift Register is used to generate the test data. By connecting a 8-D flip flop serially with the XOR gate test pattern is generated continuously with counting each clock pulse. LFSR gives the data continuously by enabling the clock and giving 8-bit input data memory as shown in Fig. 4.1.



Fig 4.1 Simulation results for LFSR pattern generator

Memory write operation: In this operation 0 to 1 transition of clock signal, reset zero, and enabling write pin high and then giving the data in data is written in to the memory. The design is realized using Xilinx ISE 13.2 as shown in Fig. 4.2.

			£,000,300 ps
Name Value	1,000,000 ps	1,000,100 ps 11,000,200 ps	1,000,300 ps 1,000,400 ps 1,000,500
lla ek 1			
a nt 0			
1 wr			
la rd z			
data_in[7:0] 00001111	222	00001111	
▶ 📲 data_out(7:0) 300000000		00000000	
data_out_f(7:0 x00000000000000000000000000000000000		00000000	
addr_op(7:0) 300000000000000000000000000000000000		00000000	
▶ 👹 mem(0:255,710 (300000000,	0000000,00000,0000	007,00000000,0	00
address[7:0] 00000010	00000000	00000001	
▶ 📢 temp(7:0) x000000000		0000000	
	X1: 1,000,300 mi		

Fig. 4.2 Simulation results for memory WRITE operation

Memory Read operation: In this operation 0 to 1 transition of clock signal, reset zero, disabling the write pin and enabling the read pin high, then given data is read from the memory as shown in Fig. 4.3.

			1,000,600 ps
Name Value	1,000,300 ps	1,000,400 ps 11,000,500 ps	1,000,600 ps 1,000,700 ps
े <mark>ति</mark> दर्स 1			
ि rst o			
ਿੰ ਆ 0			
La rd			
data_in(7:0) 00001111	0000	01111	
data_out[7:0] XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	20000000	00001111 X000000X	
▶ 📲 data_out_f(7.0 XXXXXXXXXX	20000000	00001111 X0000000X	
#ddr_op(7:0) 0000000	20000000	00000001 00000000	
mem(0:255,7.0 (X00000000,	D0000000000000000000000000000000000000	1,00001111,00000000,00000000,000	
address[7:0] 0000000	00000001 000000010	00000001 00000000	
▶ 👹 temp(7:0) x00000000	2000	00000	
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
	X1: 1,000,600 ps		

Fig. 4.3 Simulation results for memory READ operation

Fault detection: In this operation fault is injected into different address locations. The faulty data present in the memory is identified and it's address locations were displayed in the output as shown in Fig. 4.4.

				E	1,003,637 pi				
Name	Value		1,003,500 ps	11,003,4	20.04	1,003,700 ps	1,003,800 ps	1,003,900 ps 1	.004
10 dk	1								
1 mra_en s	1								
▶ 📑 add[7:0] 0	00000000	00000010	00000001	k –		000	0000		
▶ ➡ 1[7:0] >	00000000	01100100	00110010			3000	00000		
▶ ➡ f1[7:0]	00000000	01100100	00110010			3000	9000X		
▶ 🍓 fa_add(7:0)	00000101				00	000101			
🔻 🐋 fault_add(0:15	(00001100,	[00001100,0	0000111,00000101	,000000	1,20000000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00,000000,00	
[0,7:0]	00001100				00	001100			
[1,7:0]	00000111				00	000111			
[2,7:0]	00000101				00	000101			
[3,7:0]	00000000				20	0000000			
[4,7:0]	00000000				20	000000			
▶ 10 [5,7:0]	00000000				30	0000000			
[6,7.0] [5,7.0]	00000000				30	0000000			
▶ 10 [7,7:0]	00000000				30	000000			
[3,7:0]	00000000				30	2000000			
[9,7:0] []]]	00000000				30	000000			
		X1: 1,003,6	37 ps						

Fig. 4.4.Simulation results for Locating faulty data address

Fault data correction: The faulty data and its address locations were identified. Comparator will gives which bit in the 8-bit input data is error and new data is written as shown in Fig. 4.5.

				1,003,637 p	8			
Name Value		1,003,500 ps	1,003,	00 ps	1,003,700 ps	1,003,800 ps	1,003,900 ps	1,004
III (14,7:0) X000000X				×	000000			
IS 15,7:0] X000000X				×	000000			3
▶ 💕 (31:0) 0.000000000			000	0000000000		11		5
▶ 🐋 count[31:0] 0.000000000	0000000	00000000000000	000000	00000000	00000000000000	000000000000000	0000000000000000	5
1 dk 1								
1 🔓 wr 🗈								
12 ed 2								
▶ ➡ f_add[7:0] 0.0000101				0	0000101			5
data_in(7:0] 00001111				0	0001111			5
data_out(7:0) x0000000x		x	00000			0000	1111	5
memory(0:255 (300000000);	00000000		00000	0,0000000	0000111100000000	,00001111,000000	a	3
bit_line0(7:0) 0:0001111				0	0001111			5
bit_line1(7:0) x0000000X				×	000000			
bit_line2(7:0) x0000000X				×	000000			3
▶ spare_wire0(3 xxxx1)					2000(1			
spare_wire1[3] XXXXX					3000X			
▶ Spare_wire2(3 xxxxx)					20000			
			-					· · ·
	X11 1 003 4	617.04						

Fig .4.5 Simulation results for writing a new data

Solver: In this operation spare line are used to write the new data and it gives the output data as shown in fig 4.6.

							1,003,980 ps
Name	Value	1,003,500 ps	1,003,600 ps	1,003,700 ps	1,003,800 ps	1,003,900 ps	1,004,000 ps
14 rd2	1						
l🤓 mra_en	1						
▶ 🍯 init[7:0]	00110010			00110010			
▶ 🎽 data_in(7:0)	00001111			00001111			
▶ 😸 v_out[7:0]	11110110			11110110			
▶ 👹 d_out[7:0]	X0000000X	00110010		2000	000X		
▶ 👹 d_out_((7:0)	200000000	00110010		2000	0000		
▶ 👹 a_out[7:0]	00000000	00000001		0000	¢000		
▶ # fal_add[7:0]	00000101			00000101			
🕨 🎽 data_out[7:0]	00001111		X000000X		0000	1111	
▶ 📑 d(7:0)	00110010			00110010			
l 🔓 elk	0						
ી <mark>ક</mark> est	0						
Vig 57	1		1				
Ug 25	0					[
10. sS	0				t		
10a s4	1						
		X1: 1,003,980 ps					

Fig 4.6.Simulation results for final data out

RESULT ANALYSIS TABLE

Single Bit Error				
INPUT ADDRESSS LOCATION	ERROR BIT POSITION	AREA IN SLICE LUT'S	DELAY IN ns	
00000101	1111111 <mark>0</mark>	356 out of 30064	4.404 ns	
00001010	1111 <mark>0</mark> 111			
00001111	<mark>0</mark> 1111111			
Two Bit Error				
Two Bit Error INPUT ADDRESSS LOCATION	ERROR BIT POSITION	AREA IN SLICE LUT'S	DELAY IN Ns	
Two Bit Error INPUT ADDRESSS LOCATION 00000101	ERROR BIT POSITION 11111100	AREA IN SLICE LUT'S 80 out of 30064	DELAY IN Ns 4.270 ns	
Two Bit Error INPUT ADDRESSS LOCATION 00000101 00000101	ERROR BIT POSITION 11111100 1111100	AREA IN SLICE LUT'S 80 out of 30064	DELAY IN Ns 4.270 ns	

Multi Bit Error

INPUT ADDRESSS LOCATION	ERROR BIT POSITION	AREA IN SLICE LUT'S	DELAY IN Ns
00000101	1111 <mark>0000</mark>	84 out of 30064	4.384 ns
00001010	1 <mark>0</mark> 11 <mark>0</mark> 101		
00001111	<mark>01011010</mark>		

V. CONCLUSION AND FUTURESCOPE

An efficient Memory architecture has been Presented and memory operations and testing conditions are simulated using Xilinx design suite ISE 13.2.We have Injected and tested the stuck at faults in BIST memory. Different test algorithms can be developed to cover different faults with more fault coverage.

REFERENCES

[1] X. W. L.-T. Wang, C.-W. Wu, "VLSI Test Principles and Architectures: Design for Testability". San Francisco, CA: Morgan Kaufmann Publishers, 2006.

[2] Low power addresss generator for memory in built self test, Ahmed N.Awad & Abdallatif S.AbuIssa.

[3] A. J. van de Goor. Testing Semiconductor Memories: Theory and Practice. A.J. van de Goor, 1998.

[4] Digital system Test and Testable Design, Zainalabedin Navabi, Springer International Edition.

[5] Taiwan Semiconductor Manufacturing Corporation. TSMC Web Site.<u>http://www.tsmc.com</u>.

[6] C. W. Wang, C. F. Wu, J. F. Li, C. W. Wu, T. Teng, K.Chiu, and H. P. Lin. A Built-In Self-Test and Self-Diagnosis Scheme for Embedded SRAM. In Proc. IEEE Asian Test Symposium, pages 45–50, 2000.

[7] W. L. Wang, K. J. Lee, and J. F. Wang. An On-Chip March pattern Generator for Testing Embedded Memory Cores. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(5):730–735, October 2001.
[8] R. Rajusuman Design and test of large embedded memories: An overview, "IEEE Design Test Comput., vol. 18, no.3, pp. 16-23, May 2001.

[9]A. Ferrris and G. Work, "Memory circuit capable of replacing a faulty coloumn with spare coloumn,"U.S.Patent 5 163023,Nov. 10 1992.

[10]C.Wu and C. Wong, Dynamic spare coloumn replacement memory system,"U.S.patent 5 781717, July 14, 1998.