Abstract: Soft-switching is inherent owing to the proposed secondary modulation and is maintained during wide variation in voltage and power transfer capacity and thus is suitable for photovoltaic (PV) applications. Primary device voltage is clamped at reflected output voltage, and secondary device voltage is clamped at output voltage. Steady-state operation and analysis, and design procedure are presented.

A zero-voltage-switching (ZVS) dc-dc converter with high voltage gain is proposed. It consists of a ZVS boost converter stage and a ZVS half-bridge converter stage and two stages are merged into a single stage. The ZVS boost converter stage provides a continuous input current and ZVS operation of the power switches. The ZVS half-bridge converter stage provides a high voltage gain. The principle of operation and system analysis are presented. Theoretical analysis and performance of the proposed converter were verified on a 100 W experimental prototype operating at 108 kHz switching frequency. During their commutations the resonant network operates for a very short period to create ZVS or ZCS conditions for the main semiconductors.

INTRODUCTION: Advances in resonant and quasi-resonant power conversion technology propose alternative solutions to a conflicting set of square wave conversion design goals; obtaining high efficiency operation at a high switching frequency from a high voltage source. Currently, the conventional approaches are by far, still in the production mainstream. However, an increasing challenge can be witnessed by the emerging resonant technologies, primarily due to their lossless switching merits. The intent of this presentation is to unravel the details of zero voltage switching via a comprehensive analysis of the timing intervals and relevant voltage and current waveforms. The concept of quasi-resonant, "lossless" switching is not new, most noticeably patented by one individual [1] and publicized by another at various power conferences [2,3]. Numerous efforts focusing on zero current switching ensued, first perceived as the likely candidate for tomorrow's generation of high frequency power converters [4,5,6,7,8]. In theory, the on-off transitions occur at a time in the resonant cycle where the switch current is zero, facilitating zero-current, hence zero power switching. And while true, two obvious concerns can impede the quest for high efficiency operation with high voltage inputs. By nature of the resonant tank and zero current switching limitation, the peak switch current is significantly higher than its square wave counterpart. In fact, the peak of the full load switch current is a minimum of twice that of its square wave when activated by the next drive pulse, the MOSFET output capacitance (Coss) is discharged by the FET, contributing a significant power loss at high frequencies and high voltages. Instead, both of these losses are avoided by implementing a zero voltage switching technique.

ZERO VOLTAGE SWITCHING OVERVIEW

Zero voltage switching can best be defined as conventional square wave power conversion during the switch's on-time with "resonant" switching transitions. For the most part, it can be considered as square wave power utilizing a constant off-time control which varies the conversion frequency, or on-time to maintain regulation of the output voltage. For a given unit of time, this method is similar to frequency conversion which uses an adjustable duty cycle, as shown in Fig. 1. Regulation of the output voltage is accomplished by adjusting the effective duty cycle, performed by varying the conversion frequency, changing the effective on-time in a ZVS design. The foundation of this conversion is simply the volt-second product equating of the input and output. It is virtually identical to that of square wave power conversion, and vastly unlike the energy transfer system of its electrical dual, the zero current switched converter. During the ZVS switch off-time, the L-C tank circuit resonates. This traverses the volt-age across the switch from zero to its peak, and back down again to zero. At this point the switch can be reactivated, and lossless zero voltage switching facilitated. Since the output capacitance of the MOSFET switch (Coss) has been discharged by the resonant tank, it does not contribute to power loss or dissipation in the switch. Therefore, the MOSFET transition losses go to zero -regardless of operating frequency and input voltage. This could represent a significant savings in power, and result in a substantial improvement in efficiency. Obviously, this attribute makes zero voltage switching a suitable candidate for high frequency, high voltage converter designs. Additionally, the gate drive requirements are somewhat reduced in a ZVS design due to the lack of the gate to drain (Miller) charge, which is deleted when VDS equals zero. The technique of zero voltage switching is applicable to all switching topologies; the buck regulator and its derivatives (forward, half and full bridge), the flyback, and boost converters, to name a few. This presentation will focus on the continuous output current, buck derived topologies, however a list of references describing the others has been included in the appendix.
ZVS BENEFITS
- Zero power "Lossless" switching transitions
- Reduced EMI / RFI at transitions
- No power loss due to discharging C_{oss}
- No higher peak currents, (i.e. ZCS) same as square wave systems
- High efficiency with high voltage inputs at any frequency
- Can incorporate parasitic circuit and components
- Reduced gate drive requirements (no "Miller" effects)
- Short circuit tolerant

ZVS DIFFERENCES:
- Variable frequency operation (in general)
- Higher off-state voltages in single switch, unclamped topologies
- Relatively new technology - users must climb the learning curve
- Conversion frequency is inversely proportional to load current
- A more sophisticated control circuit may be required

ZVS DESIGN EQUATIONS
A zero voltage switched Buck regulator will be used to develop the design equations for the various voltages, currents and time intervals associated with each of the conversion periods which occur during one complete switching cycle. The circuit schematic, component references, and relevant polarities are shown in Fig. 4. Typical design procedure guidelines and "shortcuts" will be employed during the analysis for the purpose of brevity. At the onset, all components will be treated as though they were ideal which simplifies the generation of the basic equations and relationships. As this section progresses, losses and non-ideal characteristics of the components will be added to the formulas. The timing summary will expound upon the equations for a precise analysis. Another valid assumption is that the output filter section consisting of output inductor L_o and capacitor C_o has a time constant several orders of magnitude larger than any power conversion period. The filter inductance is large in comparison to that of the resonant inductor's value L_R and the magnetizing current M_{Lo} as well as the inductor's DC resistance is negligible. In addition, both the input voltage V_{IN} and output voltage V_o are purely DC, and do not vary during a given conversion cycle. Last, the converter is operating in a closed loop configuration which regulates the output voltage V_o.

INITIAL CONDITIONS:
Time interval < t. Before analyzing the individual time intervals, the initial conditions of the circuit must be defined. The analysis will begin with switch Q_{I1} on, conducting a drain current I_D equal to the output current I_o, and V_{Ds} = V_{CR} = 0 (ideal).

In series with the switch Q_{I1} is the resonant inductor L_R and the output inductor L_o which also conduct the output current I_o. It has been established that the output inductance L_o is large in comparison to the resonant inductor L_R and all components are ideal. Therefore, the voltage across the output inductor V_{Lo} equals the input to output voltage differential; V_{Lo} = V_{IN} - V_o. The output filter section catch diode D_o is not conducting and sees a reverse voltage equal to the input voltage; V_{Do} = V_I, observing
the polarity shown in Figure 4.

### Table I. INITIAL CONDITIONS

<table>
<thead>
<tr>
<th>COMP</th>
<th>STATUS</th>
<th>CIRCUIT VALUES</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>ON</td>
<td>VDS=VCR=O; ID=ILR=ILO=I0</td>
</tr>
<tr>
<td>D0</td>
<td>OFF</td>
<td>VDO=VIN; IDO=O</td>
</tr>
<tr>
<td>LA</td>
<td></td>
<td>ILR=IO; VLR=O</td>
</tr>
<tr>
<td>LO</td>
<td></td>
<td>V, r)=VIN-VO; ILO=O</td>
</tr>
</tbody>
</table>

### CAPACITOR CHARGING STATE: t0 - t1

The conversion period is initiated at time to when switch QI is turned OFF. Since the current through resonant inductor LR and output inductor Lo cannot change instantaneously, and no drain current flows in QI while it is off, the current is diverted around the switch through the resonant capacitor CR. The constant output current will linearly increase the voltage across the resonant capacitor until it reaches the input voltage (V CR = v IN). Since the current is not changing, neither is the voltage across resonant inductor LR. At time to the switch current ID "instantly" drops from 10 to zero. Simultaneously, the resonant capacitor current IcR snaps from zero to 10, while the resonant inductor current ILR and output inductor current ILO are constant and also equal to 10 during interval tOr . Voltage across output inductor Lo and output catch diode Do linearly decreases during this interval due to the linearly increasing voltage across resonant capacitor CR. At time t1' V CR equals V IN' and Do starts to conduct.

$$V_{CR}(t) = \frac{I_{O}}{C_R} \quad I_{CR} = I_O \quad \text{for } t_0 < t < t_1$$

It is off, the current is diverted around the switch through the resonant capacitor CR. The constant output current will linearly increase the voltage across the resonant capacitor until it reaches the input voltage (V CR = v IN). Since the current is not changing, neither is the voltage across resonant inductor LR. At time to the switch current ID "instantly" drops from 10 to zero. Simultaneously, the resonant capacitor current IcR snaps from zero to 10, while the resonant inductor current ILR and output inductor current ILO are constant and also equal to 10 during interval tOr . Voltage across output inductor Lo and output catch diode Do linearly decreases during this interval due to the linearly increasing voltage across resonant capacitor CR. At time t1' V CR equals V IN' and Do starts to conduct.

### Table II - CAPACITOR CHARGING: t0 - t1

<table>
<thead>
<tr>
<th>COMP, STATUS</th>
<th>CIRCUIT VALUES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1, OFF</td>
<td>I0=0; VDQ(0)=VCR(0)</td>
</tr>
<tr>
<td>CCR, Charging</td>
<td>VCR(0)=0; VCR(t)=VIN</td>
</tr>
<tr>
<td>LR</td>
<td>ILR(0)=I0; VLR=0</td>
</tr>
<tr>
<td>DO, OFF</td>
<td>VDO(0)=VIN; VDO(t)=0; DECREASES LINEARLY</td>
</tr>
<tr>
<td>LO</td>
<td>VLO(0)=VRF0; VLO(t)=V0; DECREASES LINEARLY; ILO=I0</td>
</tr>
</tbody>
</table>
RESONANT STATE: \( t_1 - t_2 \)

The resonant portion of the conversion cycle begins at \( t_1 \) when the voltage across resonant capacitor \( V_{CR} \) equals the input voltage \( V_{IN} \) and the output catch diode begins conducting. At \( t_1 \), current through the resonant components \( I_{CR} \) and \( ILR \) equals the output current \( I_0 \). The stimulus for this series resonant L-C circuit is output current \( I_0 \) flowing through the resonant inductor prior to time \( t_1 \). The ensuing resonant tank current follows a cosine function beginning at time \( t_1 \) and ending at time \( t_2 \). At the natural resonant frequency \( \omega_R \), each of the L-G tank components exhibit an impedance equal to the tank impedance, \( Z_R \). Therefore, the peak voltage across GR and switch Q1 are a function of \( Z_R \) and \( I_0 \). The instantaneous voltage across GR and Q1 can be evaluated over the resonant time interval using the following relationships:

\[
V_{CR(t)} = V_{IN} + I_0 Z_R \sin(\omega_R(t-t_1))
\]

The resonant component current \( (I_{CR} = ILR) \) is a cosine function between time \( t_1 \) and \( t_2 \), described as:

\[
I_{CR(t)} = I_0 \cos(\omega_R(t-t_1))
\]

Of greater importance is the ability to solve the equations for the precise off-time of the switch. This off-time will vary with line and load changes and the control circuit must respond in order to facilitate true zero voltage switching. While some allowance does exist for a fixed off time technique, the degree of latitude is insufficient to accommodate typical input and output variations. The exact time is obtained by solving the resonant capacitor voltage equations for the condition when zero voltage is attained.


The absolute maximum duration for this interval occurs when 270 degrees (311°/2\( \omega_R \)) of resonant operation is required to intersect the zero voltage axis. This corresponds to the limit of resonance as minimum load and maximum line voltage are approached. Contributions of line and load influences on the resonant time interval \( t_1-t_2 \) can be analyzed individually as shown in Figs. 7 and 8. Prior to time \( t_1 \) the catch diode \( D_0 \) was non conducting. Its voltage, \( V_{D0} \) was linearly decreasing from \( V_{IN} \) at time \( t_0 \) to zero at \( t_1 \) while input source \( V_{IN} \) was supplying full output current, \( I_0 \). At time \( t_1 \) however, this situation changes as the resonant capacitor initiates resonance, diverting the resonant inductor current away from the output filter section Instantly, the output diode voltage, \( V_{D0} \) changes polarity as it begins to conduct, supplementing the decreasing resonant inductor current with diode current \( I_{D0} \). Extracted from store energy in output inductor \( L_0 \). The diode current wave shape follows a cosine function during this interval, equalling \( I_0 \) minus \( I_{CR(t)} \). Also occurring at time \( t_1 \) the output filter inductor \( L_0 \) releases the stored energy required.

**Table III - Resonant Interval: \( t_1 - t_2 \)**

<table>
<thead>
<tr>
<th>Component</th>
<th>Status</th>
<th>Circuit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Q_1 )</td>
<td>OFF</td>
<td>( V_{D0(0)} = V_{CR(0)} )</td>
</tr>
<tr>
<td>( C_R )</td>
<td>Resonant</td>
<td>( V_{CR(0)} = V_{IN} + (I_0 Z_R \sin(\omega_R(t-t_1))) )</td>
</tr>
<tr>
<td>( L_R )</td>
<td>Resonant</td>
<td>( V_{LR(0)} = (I_0 Z_R \sin(\omega_R(t-t_1))) )</td>
</tr>
<tr>
<td>( D_0 )</td>
<td>ON</td>
<td>( V_{D0(0)} = V_{D0(0)} )</td>
</tr>
<tr>
<td>( I_D )</td>
<td>Discharge</td>
<td>( V_{D0} = -V_{D0} + V_{D0(wd)} )</td>
</tr>
</tbody>
</table>

Fig. 8 - Resonant Capacitor Voltage vs. Load to maintain a constant output current 10. Its reverse voltage is clamped to the output voltage \( V_0 \) minus the diode voltage drop \( V_{DO} \) by the convention followed by Figure 4.

INDUCTOR CHARGING STATE: \( t_2 - t_3 \): To facilitate zero voltage switching, switch \( Q1 \) is activated once the voltage \( V_{DS} \) across \( Q1 \) and resonant capacitor \( V_{CR} \) as reached zero, occurring at time \( t_2 \). During this inductor charging interval \( t_2 \) resonant
inductor current $I_{LR}$ is linearly returned from its negative peak of minus 10 to its positive level of plus 10. The output catch diode $D_0$ conducts during the $t_{2J}$ interval. It continues to freewheel the full output current 10, clamping one end of the resonant inductor to ground through $D_0$. There is a constant voltage, $V_{IN} - V_{DO}$, across the resonant inductor. As a result, $I_{LR}$ rises linearly, 10 decreases linearly. Energy stored in output inductor $L_0$ continues to be delivered to the load during this time period. A noteworthy peculiarity during this timespan can be seen in the switch drain current waveform. At time $t_{2}'$ when the switch is turned on, current is actually returning from the resonant tank to the input source, $V_{IN}$. This indicates the requirement for a reverse polarity diode across the switch to accommodate the bidirectional current. An interesting result is that the switch can be turned on at any time during the first half of the $t_{2J}$ interval without affecting normal operation. A separate time interval could be used to identify this region if desired.

**POWER TRANSFER STATE: $t_{3}$ - $t_{4}$:** Once the resonant inductor current $I_{LR}$ has reached 10 at time $t_j$, the zero voltage switched converter resembles a conventional square wave power processor. During the remainder of the conversion period, most of the pertinent waveforms approach DC conditions. Assuming ideal components, with $Q_J$ closed, the input source supplies output current, and the output filter inductor voltage $V_{LO}$ equals $V_{IN} - V_{DO}$. The switch current and resonant inductor current are both equal to 10, and their respective voltage drops are zero ($V_{DS} = V_{LR} = 0$). Catch diode voltage $V_{DO}$ equals $V_{IN}$, and $I_{DO} = 0$.

In closed loop operation where the output voltage is in regulation, the control circuit essentially varies the on-time of the switch during the $t_{4}$ interval. Variable frequency operation is actually the result of modulating the on-time as dictated by line and load conditions. Increasing the time duration, or lowering the conversion frequency has the same effect as widening the duty cycle in a traditional square wave converter. For example, if the output voltage were to drop in response to an increased load, the conversion frequency would decrease in order to raise the effective ON period. Conversely, at light loads where little energy is drawn from the output capacitor, the control circuit would adjust to minimize the $t_{4}$ duration by increasing the conversion frequency. In summary, the conversion frequency is inversely proportional to the power delivered to the load.
CONCLUSION: The zero voltage switched quasi-resonant technique is applicable to most power conversion designs, but is most advantageous to those operating from a high voltage input. In these applications, losses associated with discharging of the MOSFET output capacitance can be significant at high switching frequencies, impairing efficiency. Zero voltage switching avoids this penalty by negating the drain-to-source, “off-state” voltage via the resonant tank. A high peak voltage stress occurs across the switch during resonance in the buck regulator and single switch forward converters. Limiting this excursion demands limiting the useful load range of the converter as well, an unacceptable solution in certain applications. For these situations, the zero voltage switched multi-resonant approach [14,15] could prove more beneficial than the quasi-resonant ZVS variety. Significant improvements in efficiency can be obtained in high voltage, half and full bridge ZVS applications when compared to their square wave design complements. Clamping of the peak resonant voltage to the input rails avoids the high voltage overshoot concerns of the single switch converters, while transformer reset is accomplished by the bidirectional switching. Additionally, the series transformer primary and circuit inductances can beneficial, additives in the formation of the total resonant inductor value. This not only reduces size, but incorporates the detrimental parasitic generally snubbed in square wave designs, further enhancing efficiency.

Fig: zvs buck regulator waveform

Fig: zero voltage switching converter
REFERENCES: