|
INTERNATIONAL JOURNAL OF SCIENTIFIC DEVELOPMENT AND RESEARCH International Peer Reviewed & Refereed Journals, Open Access Journal ISSN Approved Journal No: 2455-2631 | Impact factor: 8.15 | ESTD Year: 2016 open access , Peer-reviewed, and Refereed Journals, Impact factor 8.15 |
Imp Links for Author
Imp Links for Reviewer
Research Area
Subscribe IJSDR
Visitor Counter
Copyright Infringement Claims
Indexing Partner
|
Published Paper Details
|
|
| Paper Title: | Design of Low Power and Area Efficient Pulsed Latch Based Shift Register |
| Authors Name: | ANUSHA KORE , Dr. S.A.MUZEER |
| Unique Id: | IJSDR1610028 |
| Published In: | Volume 1 Issue 10, October-2016 |
| Abstract: | The power consumption and area reduction are the key challenges in the Very Large Scale Integration (VLSI) circuit design. Shift register is the main building block in the VLSI circuits. The shift register is composed of clock inter connection network and timing elements such as flip-Flops and latches. This clock inter connection network and timing element is the main power and area consuming element in the shift register. This project introduces a low power and area efficient shift register using pulsed latch and pulse generation circuit. If the Flip-Flop is replaced with the pulsed latch the area and power consumption can be reduced to 50% in the shift register. Different stages of flip-flops and pulsed latches such as SSASPL (Static differential sense amplifier shared pulsed latch), HLFF (Hybrid latch flip flop), MHLFF (modified Hybrid latch flip flop), ACFF (Adaptive coupling flip flop), TGFF (transmission gate flip flop), EP-DCO (Explicit pulse data close to output flip flop), CCFF (conditional capture flip flop) are compared for analyzing the area and power consumption. The SSASPL is more area and power efficient than the other types. The shift register is designed by using SSASPL combined with pulse generation circuit. All the circuit designs are made by using 90nm technology in DSCH2 schematic tool and MICROWIND design tool. |
| Keywords: | |
| Cite Article: | "Design of Low Power and Area Efficient Pulsed Latch Based Shift Register", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.1, Issue 10, page no.166 - 176, October-2016, Available :http://www.ijsdr.org/papers/IJSDR1610028.pdf |
| Downloads: | 000337072 |
| Publication Details: | Published Paper ID: IJSDR1610028 Registration ID:160891 Published In: Volume 1 Issue 10, October-2016 DOI (Digital Object Identifier): Page No: 166 - 176 Publisher: IJSDR | www.ijsdr.org ISSN Number: 2455-2631 |
|
Click Here to Download This Article |
|
| Article Preview | |
|
|
|
Major Indexing from www.ijsdr.org
| Google Scholar | ResearcherID Thomson Reuters | Mendeley : reference manager | Academia.edu |
| arXiv.org : cornell university library | Research Gate | CiteSeerX | DOAJ : Directory of Open Access Journals |
| DRJI | Index Copernicus International | Scribd | DocStoc |
Track Paper
Important Links
Conference Proposal
ISSN
 |
 |
DOI (A digital object identifier)
  Providing A digital object identifier by DOI How to GET DOI and Hard Copy Related |
Open Access License Policy
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
 |
 |
 |
Social Media
Indexing Partner |
|||
| Copyright © 2024 - All Rights Reserved - IJSDR | |||
Facebook Twitter Instagram LinkedIn