

Multilevel Inverter with Reduced Switches

¹Ms.Pratibha Patil¹, ²Prof.Dhananjay Sargar, ³Prof.Mohit Farad

¹Student, ^{2,3}Assistant Professor

^{1,2}TSSM'S BSCOER, Pune Savitribai Phule Pune University, Pune, Maharashtra, India

³N.K.Orchid College of Engineering, Solapur, Solapur University, Maharashtra, India

Abstract—Multilevel inverters have been widely accepted for high-power high-voltage applications. Though the multilevel inverters hold attractive features, usage of more switches in the conventional configuration poses a limitation to its wide range application. Therefore, 7-level multilevel inverter topology is introduced using less number of switches and gate trigger circuitry, thereby ensuring the minimum switching losses, reducing size and installation cost. By providing gate trigger signal, AC output voltage is generated.

Keywords—Multilevel DC to AC inverter, PIC Microcontroller, PUC Inverter, Cascaded Inverters

I. INTRODUCTION

Important feature of multilevel converters is that the semiconductors are wired in a series-type connection, which allows operation at higher voltages. However, the series connection is typically made with clamping diodes, which eliminates overvoltage concerns. Furthermore, since the switches are not truly series connected, their switching can be staggered, which reduces the switching frequency and thus the switching losses.[1]

The elementary concept of a multilevel converter to achieve higher power is to use a series of power semiconductor switches with several lower Voltage dc sources to perform the power conversion by synthesizing a staircase voltage waveform. Capacitors, batteries, and renewable energy voltage sources can be used as the multiple dc voltage sources. The commutation of the power switches aggregate these multiple dc sources in order to achieve high voltage at the output; however, the rated voltage of the power semiconductor switches depends only upon the rating of the dc voltage sources to which they are connected. Percentage of THD for R, RL, RLC load [2]

A multilevel concept is usually a unique alternative because it is based on low-frequency switching and provides voltage and/or current sharing between the power semiconductors. For low power systems multilevel converters have been competing with high-frequency pulse width-modulation converters in applications where high efficiency is of major importance[7]


As we know multilevel power conversion has become increasingly popular in recent years due to compatibility, and can supply high voltage as compared to the value of dc supply. However, as we increase the levels of output waveform the number of switches in the system also increases and to control these switching devices the number of other components also increases and this leads towards complexity as well as higher system cost.

Multilevel inverters have been mainly used in medium or high power system applications, such as static reactive power compensation and adjustable-speed drives. Multilevel inverter not only achieves high power ratings, but also enables the use of renewable energy sources. Renewable energy sources such as photovoltaic, wind, and fuel cells can be easily interfaced to a multilevel inverter system for a high power application.[9]

Multilevel inverters have received more and more attention because of their capability of high voltage operation, high efficiency and low electromagnetic interference (EMI). The desired output of a multilevel inverter is synthesized by several sources of DC voltages. With an increasing number of DC voltage-sources, the inverter voltage output waveform approaches a nearly sinusoidal waveform while using a fundamental frequency switching scheme. This results in low switching losses, and because of several DC sources, the switches experience lower voltage stresses.[10]

Multilevel inverters are promising; they have nearly sinusoidal output-voltage waveforms, output current with better harmonic profile, less stressing of electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact. The development of a novel modified H-bridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique[11].

Classification of Multilevel Inverter



**I) Different topologies of Seven Level Inverter :
New Multilevel Inverter Topology**




Fig.1.Schematic of a seven-level inverter in single phase

II)PUC INVERTER, MODELLING AND CONTROLLER DESIGN

PUC inverter topology has been first introduced by Al-Haddad et al [30]. It consists of 6 active switches, one isolated DC supply and one DC capacitor as second DC source (or dependent DC source) which is shown .




Fig.2. Single-phase PUC inverter

PUC inverter is used which aims at defining a set of pulses for associated switches used in that topology. Based on formulated model, a cascaded nonlinear controller has been designed to fix the capacitor voltage (as dependent DC source) at one third of the reference voltage amplitude and consequently, to generate 7-level voltage waveform at the output with low harmonic contents and low switching frequency. This paper also deals with real-time implementation and experimental validation of the proposed controller in various conditions including change in load and also in DC source amplitude in stand-alone mode of operation. Generating 7-level voltage waveform using only six active switches, one isolated DC source and one capacitor combined with the proposed low switching frequency voltage controller makes this topology appealing for industries as a good candidate to replace conventional single-phase full bridge inverter in various applications such as renewable energy conversion system, UPS, switch mode power supplies and etc.

III) Single phase diagram of 7-level CHB inverter




Fig. 3. Single phase diagram of 7-level CHB inverter

The LC filter is also used on the output side to further reduce the THD values. Seven level inverter is utilized as a power converter to inject power generated from a PV source to the grid. A PV array cell is designed in MATLAB, and solar is taken as input to the seven level inverter and its performance is evaluated.

The traditional two or three level inverter does not completely eliminate the unwanted harmonics in the output waveform. Therefore, using the multilevel inverter as an alternative to traditional PWM inverters is investigated. In this topology, the number of phase voltage levels at the converter terminals is $2N+1$, where N is the number of cells or DC link voltages. In this topology, each cell has a separate DC link capacitor and the voltage across the capacitor might differ among the cells. So, each power circuit needs just one DC voltage source. The number of DC link capacitors is proportional to the number of phase voltage levels. Each H-bridge cell may have positive, negative, or zero voltage. The final output voltage is the sum of all H-bridge cell voltages and is symmetric with respect to the neutral point, so the number of voltage levels is odd.

IV) Single-phase structure of a multilevel cascaded H-bridges inverter




Fig. 4. Single-phase structure of a multilevel cascaded H-bridges inverter

A single-phase structure of an m - level cascaded inverter is illustrated. Each separate dc source (SDCS) is connected to a single-phase full-bridge, or H-bridge, inverter. Each inverter level can generate three different voltage outputs, $+V_{dc}$, 0 , and $-V_{dc}$ by connecting the dc source to the ac output by different combinations of the four switches, S_1 , S_2 , S_3 , and S_4 . To obtain $+V_{dc}$, switches S_1 and S_4 are turned on, whereas $-V_{dc}$ can be obtained by turning on switches S_2 and S_3 . By turning on S_1 , S_2 , S_3 , and S_4 the output voltage is 0 . The ac outputs of each of the different full-bridge inverter levels are connected in series such that the synthesized voltage waveform is the sum of the inverter outputs as shown in fig2.3. The number of output phase voltage levels m in a cascade inverter is defined by $m = 2s+1$, where s is the number of separate dc sources

V) Seven level H-Bridge cascaded multilevel inverter (CMLI)




Fig. 5.a) proposed configuration block Diagram




Fig 5.b) Circuit configuration of proposed multilevel inverter

In this single DC source is linked to the H-bridge modules which are connected in parallel along with series connected cascaded transformer in the secondary side. From the operation point of view each and every H-bridge circuit produces 3-level output (+Vdc, 0, -Vdc) and every transformer secondary is series connected to obtain the required output voltage. In the proposed configuration output voltage depends on transformer turns ratio and input DC voltage. Harmonic components present in the inverter output voltage is reduced by filtering which is provided by the transformer leakage reactance effect. The proposed multi-level inverter has parallel connected H-bridge module to synthesise 7-level output. Since each and every H-bridge module can produce +Vdc, 0, -Vdc then required final voltage (Vo) is obtained by the sum of the output voltage of each cascaded transformers having series connected secondary. In the proposed model employing single DC source the number of output voltage level and number H-bridge module relation is given by

$$V_o = 2n+1 \dots\dots\dots(1)$$

Where n- number of individual H-bridge module. Staircase switching method employing Multilevel carrier shifted PWM (MSPWM) scheme is utilised as shown in fig 5. Output pulses produced by each H-bridge module during fundamental switching period having unique lower and upper level as shown in fig.7. Similarly other levels also have different solution which meets their corresponding requirements. Conduction angle (α) is the control factor for each H-bridge module therefore the proposed circuit shown in fig.2 have control factors α1, α2, α3 respectively. The effective output voltage based on these control factors is given by

$$V_o = V_{dc} \sqrt{\frac{2}{\pi} (8\pi - \alpha_1 - 3\alpha_2 - 5\alpha_3)} \quad (2)$$

A suitable solution must be found to diminish the harmonic components present in the output voltage. Harmonic and output voltage fundamental components are analyzed by using Fourier series expansion as the ultimate output voltage is an odd function and the Fourier series co-efficient is given as

$$b_n = \frac{4}{\pi} \left[\int_{\alpha_1}^{\alpha_2} V_{dc} \sin(n\theta) d\theta + \int_{\alpha_3}^{\alpha_2} 2V_{dc} \sin(n\theta) d\theta + \int_{\alpha_3}^{\frac{\pi}{2}} 3V_{dc} \sin(n\theta) d\theta \right]$$

$$b_n = \frac{4V_{dc}}{n\pi} [\cos(n\alpha_1) + \cos(n\alpha_2) + \cos(n\alpha_3)] \quad (3)$$

The value of control factor is determined from above equation from which we can find higher magnitude of a fundamental component with lower harmonics. The effectual value of fundamental and harmonic component is obtained from equation yields

$$V_1 = \frac{4V_{dc}}{\sqrt{2\pi}} [\cos(n\alpha_1) + \cos(n\alpha_2) + \cos(n\alpha_3)] \quad (4)$$

$$V_h = \sqrt{\sum_{n=3,5,7\dots k} b_n^2} \quad (5)$$

THD is obtained using equation (4) & (5) which is given by

$$THD = \sqrt{\sum_{n=3,5,7\dots k} V_n^2}$$

$$THD = \sqrt{\left(\frac{\pi(8\pi - \alpha_1 - 3\alpha_2 - 5\alpha_3)}{4(\cos(\alpha_1) + \cos(\alpha_2) + \cos(\alpha_3))} - 1\right)} \quad (6)$$

VI) Topology of Novel Multilevel DC-AC Inverter




Figure 6: Circuit diagram of proposed seven-level inverter topology.

A.) Circuit Configuration

Fig 2 shows the proposed novel topology used in the seven-level inverter. An input voltage divider is composed of three series capacitors C1, C2, and C3. The divided voltage is transmitted to H-bridge by four MOSFET, and four diodes. The voltage is sent to output terminal by H-bridge which is formed by four MOSFET. The proposed multilevel inverter generates seven levels AC output voltage with the appropriate gate signals design

B) Operating Principles

The required seven voltage output levels ($\pm 1/3V_{dc}$, $\pm 2/3V_{dc}$, $\pm V_{dc}$, 0) are generated as follows:

1) For voltage generation of $V_o = 1/3V_{dc}$, switch S1 is turned on at the positive half cycle while the energy is provided by the capacitor C1 and the voltage across H-bridge is $1/3V_{dc}$. Then the switches S5 and S8 are turned on and thus the voltage applied to the load terminals is $1/3V_{dc}$. Fig. 3 shows the current path at this mode

2) For getting level of voltage of $V_o = 2/3V_{dc}$, S1 and S4 are turned on while the energy is provided by the capacitor C1 and C2 and the voltage across H-bridge is $2/3V_{dc}$. After that switches S5 and S8 are turned on and thus the voltage applied to the load terminals is $2/3V_{dc}$. Fig. 4 shows the current path at this mode

3) For attain voltage level of $V_o = V_{dc}$, S1 and S2 are turned on while the energy is provided by the capacitor C1, C2, and C3 and the voltage across H-bridge is V_{dc} . Thus switches S5 and S8 are turned on and thus the voltage applied to the load terminals is V_{dc} . Fig. 5 shows the current path at this mode

4) For generation of voltage level $V_o = -1/3V_{dc}$, S2 is turned on at the negative half cycle while the energy is provided by the capacitor C3 and the voltage across H-bridge is $1/3V_{dc}$. Then the switches S6 and S7 are turned on and thus the voltage applied to the load terminals is $-1/3V_{dc}$. Fig. 6 shows the current path at this mode.

5) For next voltage level $V_o = -2/3V_{dc}$, S2 and S3 are turned on while the energy is provided by the capacitor C2 and C3 and the voltage across H-bridge is $2/3V_{dc}$. After that switches S6 and S7 are turned on and thus the voltage applied to the load terminals is $-2/3V_{dc}$. Fig. 7 shows the current path at this mode.

6) For getting level of voltage $V_o = -V_{dc}$, S1 and S2 are turned on while the energy is provided by the capacitor C1, C2, and C3, the voltage across H-bridge is V_{dc} . Then the switches S6 and S7 are turned on and thus the voltage applied to the load terminals is $-V_{dc}$. Fig. 8 shows the current path at this mode.

7) To generate a voltage level $V_o = 0$, switches S5 and S7 are turned on and thus the voltage applied to the load terminals is zero. Fig 9 shows the current path at this mode

C) Table 1-Switching combinations required to generate the seven-level output voltage waveform

Output voltage V_o	Switching combinations							
	S1	S2	S3	S4	S5	S6	S7	S8
$1/3V_{dc}$	ON	OFF	OFF	OFF	ON	OFF	OFF	ON
$2/3V_{dc}$	ON	OFF	OFF	ON	ON	OFF	OFF	ON
V_{dc}	ON	ON	OFF	OFF	ON	OFF	OFF	ON
$-1/3V_{dc}$	OFF	ON	OFF	OFF	OFF	ON	ON	OFF
$-2/3V_{dc}$	OFF	ON	ON	OFF	OFF	ON	ON	OFF
$-V_{dc}$	ON	ON	OFF	OFF	OFF	ON	ON	OFF
0	OFF	OFF	OFF	OFF	ON	OFF	ON	OFF

CONCLUSION:

As seven level multilevel inverter can be done by different ways as stated. but Multilevel Inverter with Reduced Switches which will requires minimum number of switches with increased stepped output which is near sinusoidal. Due to fewer switches optimized circuit layout and packaging is possible. Compared with conventional inverters it requires less number of components to achieve same number of output levels.

REFERENCES:

- [1] " Design and Implementation of a New Multilevel Inverter Topology"
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 11, NOVEMBER 2012 Ehsan Najafi, Member, IEEE, and Abdul Halim Mohamed Yatim, Senior Member, IEEE
- [2] "Design and SIMULATION Analysis of Seven level Cascaded grid connected inverter for PV system"
NOVATEUR PUBLICATIONS INTERNATIONAL JOURNAL OF INNOVATIONS IN ENGINEERING RESEARCH AND TECHNOLOGY [IJIERT] ISSN: 2394-3696 VOLUME 2, ISSUE 10, OCT.-2015
- [3] Hani Vahedi, Student, IEEE, Kamal Al-Haddad, Fellow, IEEE "Real-Time Implementation of a Packed U-Cell Seven-Level Inverter with Low Switching Frequency Voltage Regulator"
- [4] "A Simple Approach to Hardware Implementation of Seven Level Cascaded Multilevel Inverter"

International Journal of Electronics, Electrical and Computational System IJEECS, ISSN 2348-117X Volume 4, Issue 5 May 2015

[5] "Design and Implementation of Seven Level Cascaded H-Bridge Inverter Using Lowfrequency transformer with Single DC Source" T. Singaravelu et.al / International Journal of Engineering and Technology (IJET) ISSN : 0975-4024 Vol 5 No 3 Jun-Jul 2013.

[6] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless Single-Phase Multilevel-Based Photovoltaic Inverter," IEEE Trans. on Industrial Electronics, vol. 55, no. 7, pp. 2694-2702, 2008.

[7] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel Inverter Topologies for Stand-Alone PV Systems," IEEE Trans. on Industrial Electronics, vol. 55, no. 7, pp. 2703- 2712, 2008.

[8] W. Yu, J. S. Lai, H. Qian, and C. Hutchens, "High- Efficiency MOSFET Inverter with H6-Type Configuration for Photovoltaic Nonisolated AC Module Applications," IEEE Trans. on Power Electronics, vol. 26, no. 4, pp. 1253-1260, 2011.

[9] R. A. Ahmed, S. Mekhilef, and W. P. Hew, "New multilevel inverter topology with minimum number of switches," in Proc. IEEE TENCON, pp. 1862-1867, 2010.

[10] M. R. Banaei and E. Salary, "New Multilevel Inverter with Reduction of Switches and Gate Driver," in Proc. IEEE IECC, pp. 784-789, 2010.

[11] N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single- Phase Seven-Level Grid-Connected Inverter for Photovoltaic System," IEEE Trans. on Industrial Electronics, vol. 58, no. 6, pp. 2435-2443, 2011.

