

# Optimization of Multiple Objectives in Partitioning for Very Large Scale Integration Circuits using Evolutionary Computation

<sup>1</sup>Mrs.Rajeswari. P, <sup>2</sup>Dr. Theodore Chandra S

<sup>1</sup>Research Scholar, <sup>2</sup>Associate Professor  
Department of ECE,  
Dayananda Sagar University, Bangalore-78.

**Abstract:** In this paper Optimization of multiple objectives for very-large-scale integration circuits partitioning using evolutionary computation has been proposed. An efficient fitness function has been proposed that optimizes the number of interconnections as well as the delay time. Also, a two-way partitioning technique has been used in this work; so that balanced partitioning will be achieved in this work. VLSI circuit partitioning will be a Non-Polynomial (NP) hard problem. For evolutionary computation Genetic Algorithm (GA) has been used because it provides a global optimum solution for NP-hard Problems. A genetic algorithm is an evolutionary optimization technique based on the natural selection of Darwin's Theory. Fitness value will be calculated using the fitness function; the low fitness value will be discarded for the next generation. MATLAB has been used to code the algorithm. Therefore, the proposed method might be promising to the current trends in VLSI Technology.

**Index Terms:** Cutsizes, delay time, NP-hard, VLSI, Partitioning, and GA.

## I. INTRODUCTION

Circuit dividing is a significant part of the VLSI actual plan. These days, there has been a huge development in the field of VLSI plan and mechanization and there is no indication of immersion in the VLSI field and will be developing persistently. The improvement of innovation makes the life of individuals simple, straightforward, rd., and reasonable. Yet, planning a VLSI circuit has become more mind-boggling and challenging to plan and manufacture. There are countless issues to planning complex parts, for example, expanded plan time, expanded delay, more region, more power utilization, and infeasible plan cost. The objective of apportioning is to separate huge complex circuit parts productively and coherently into the more modest associating units for simple and better-taking care. Different specialists and enterprises are These strategies experienced nearby minima. Fiduccias and Mattheyses proposed One more calculation s for extremely quick and to cover the neighborhood minima [2]. In the arrangement space, a solitary point was iteratively refined to get higher wellness esteem in the two models. However, these strategies prompted the areas of the bogus top in multi-modular pursuit space [3]. The benefit of utilizing GA based arrangement is that here the inquiry is done not in a solitary point. GA shows more number of equal places. Motivating work by Goldberg made sense of the fundamentals of GA and a few different specialists utilized arbitrary hybrid focuses over the chromosome to legitimize the thoughts set forward by Goldberg [4]. A significant procedure for multi-objective VLSI circuit apportioning utilizing Particle Swarm Optimization was proposed by Prakash and Lal [1]. Since GA is at first a discrete procedure that is additionally reasonable for combinatorial enhancement issues over PSO, which is a ceaseless method that is ineffectively fit to combinatorial issues, a multi-objective Genetic calculation (GA)- based answer to improve the parcel nature of the circuit is proposed which could end up being produced to satisfy the latest thing in the plan of VLSI. There are two limitations, one imperative is the region of the part and one more requirement is the number of interconnections between the parts. The restricted region of a part powers the originator to spread out a circuit on a few parts. Since crossing parts causes somewhat huge postponement, such an apportioning could incredibly corrupt the presentation of a plan if not done as expected. The various goals that might be fulfilled by dividing are The minimization of the number of cuts: The number of interconnections among parts must be limited. Diminishing the interconnections decreases the deferral as well as lessens the connection point between the allotments making it more straightforward for free plan and creation. It is likewise called the min-cut issue. To further develop the wellness work is the goal of circuit portioning. Fitness work signifies the improvement in the boundaries of the circuit. The more is the wellness work the better is the aftereffect of partitioning. The region of each segment is additionally utilized as an imperative to diminish the manufacturing cost with the least region or as an equilibrium requirement so that parcels are of practically equivalent size. The primary goal of my methodology was to limit the quantity of net cut size as I have thought about the circuit as a hyper chart. Moreover, the number of associations among parceling should be limited. Decreasing the association lessens the deferral as well as diminishes the point of interaction between the parcel making it more straightforward for free plan n and creation [6]. There are two constraints, one requirement is the region of the part and one more limitation is the number of interconnections between the parts. The restricted region of a part powers the originator to spread out a circuit on a few parts. Since crossing parts causes moderately enormous deferral, such an apportioning could extraordinarily debase the presentation of a plan on the off chance that not done as expected.

## II. PROBLEM STATEMENT

The partitioning problem of the VLSI circuit can be transformed into the domain of graph theory. A hypergraph representing a partitioning problem can be constructed as follows. Let  $V$  be a set of vertices and  $E$  be a set of hyperedges. Each vertex represents a component. There is a hyperedge joining the vertices whenever the components corresponding to these vertices are to be connected.

Thus each hyperedge is a subset of the vertex set i.e., That means each net is represented by a hyperedge. The area of each component is denoted as  $a(v_i), 1 \leq i \leq n$ . The modeling of the partitioning problems into hypergraphs allows us to represent the circuit partitioning problem completely as a hypergraph partitioning problem. The partitioning problem is to partition in such a manner that it satisfied the following conditions.

$$V_i \cap V_j = \emptyset, i \neq j \quad \text{and} \quad V_i \cap V_j = \emptyset, i \neq j$$

$$\bigcup_{i=1}^k V_i = V \quad \text{and} \quad \bigcup_{i=1}^k V_i = V$$

Partition is also referred to as a cut. The cost of partition is called the cut size, which is the number of hyperedges crossing the cut. Let  $C_{ij}$  be the cut size between partitions  $V_i, V_j$ . Each partition has an area and a terminal count  $Count(V_i)$ . The maximum and the minimum areas, that a partition can occupy, are denoted as  $A_{max}$  and  $A_{min}$  respectively. The maximum number of terminals that a partition can have is denoted as  $T_{max}$ . Let  $P = \{p_1, p_2, \dots, p_m\}$  be a set of hyper paths. Let  $H(p_i)$  be the number of times a hyper path is cut, and let  $K_{min}$  and  $K_{max}$  represent the minimum and the maximum number of partitions that are allowed for a given subcircuit. The constraints and the objective functions for the partitioning algorithms vary for each level of partitioning and each of the different design styles used. This makes it very difficult to state a general partitioning problem that applies to all levels of partitioning or all design styles used. Hence in this section, we will list all the constraints and the objective functions and the level to which they are applicable. The partitioning problem at any level or design style deals with one or more of the parameters like interconnections between partitions; delay due to partitioning; number of terminals, area of each partition, and number of partitions. In this work parameters, the interconnection between partitioning, ions, and desired area of partitions has been considered in the objective function. Reducing the interconnections not only reduces the delay but also reduces the interface between the partitions making it easier for independent design and fabrication. A large number of interconnections increase the design area as well as complicate the task of the placement and routing algorithms.

### III. FITNESS PARAMETER

The fitness parameter is developed to find the most optimum result or outcome of an individual circuit and it represents how well or how efficient this partitioning or the built circuit is, that is it describes how well a chromosome can survey. In a genetic algorithm after each iteration, the fitness parameter is checked and then the value is passed as an argument to the genetic algorithm where it forms a distributed record of the data and would proceed further with mutations at a random interval. the global maxima is the final intended result of the program.

The fitness function is designed to find the optimum cost, area, and the time

$$F_m = -(x * F(A) + y * F(T) + z * F(C)) \quad (1)$$

$$f_m = ((F_m - F_m(\min)) * (U)) / (F_m(\max) - F_m(\min)) \quad (2)$$

Where  $F_m$  the  $m$ th optimization level of VLSI circuit,  $F(A)$  is the area function,  $F(T)$  is the time function and  $F(C)$  is the cost function,  $x$  is the weight of area function,  $y$  is the weight of time function and  $z$  is the weight of cost

### IV. STANDARD GENETIC ALGORITHM (SGA)

Hereditary calculations (GAs) are search techniques given standards of natural choice and hereditary qualities (Fraser, 1957; Bremermann, 1958; Holland, 1975). We start with a concise prologue to basic hereditary calculations and related phrasing. GAs encode the choice factors of a hunting issue into limited length series of letters in order of specific cardinality. The strings which are an up-and-comer answers for the hunting issue are alluded to as chromosomes, the letters in order are alluded to as qualities and the upsides of qualities are called alleles. For instance, in an issue, for example, the mobile sales rep issue, a chromosome addresses a course, and quality might address a city. Rather than customary advancement procedures, GAs work with the coding of boundaries, as opposed to the boundaries themselves. To develop great arrangements and to execute regular choices, we want a measure for recognizing great arrangements from awful arrangements. The action could be a goal work that is a numerical model or a PC simulation, or it very well may be an emotional capacity where people pick improved arrangements over more terrible ones. Fundamentally, the wellness measure should decide a competitor arrangement's relative wellness, which will in this way be utilized by the GA to direct the advancement of good arrangements. One more significant idea of GAs is the thought of the populace. Not at all like traditional search strategies, have hereditary calculations depended on a populace of up-and-comer arrangements. The populace size, which is generally a client-determined boundary, is one of the significant variables influencing the versatility and execution of genetic calculations. For instance, little populace sizes could prompt untimely ASTRY, GOLDBERG, AND KENDALL combination and yield inadequate arrangements. Then again, enormous population sizes lead to pointless consumption of important computational time. When the issue is encoded in a chromosomal way and a wellness measure for separating great arrangements from terrible ones has been picked, we can begin to develop answers for the pursuit issue utilizing the accompanying advances:

- 1 Initialization. The underlying populace of up-and-comer arrangements is as a rule produced arbitrarily across the inquiry space. Nonetheless, area explicit information or other data can be effectively consolidated.
- 2 Evaluation. When the populace is instated or a posterity populace is made, the wellness upsides of the competitor arrangements are assessed.
- 3 Selection. Determination distributes more duplicates of those arrangements with the highest wellness values and hence forces the natural selection system on the applicant arrangements. The principle thought of determination is to lean toward better answers for more terrible ones, and numerous choice strategies have been proposed to achieve this thought, including roulette-wheel choice,

stochastic all-inclusive determination, positioning choice, and competition selection, some of which are portrayed in the following segment.

4 Recombination. Recombination joins portions of at least two parental answers for making new, conceivably improved arrangements (for example posterity). There are numerous approaches to achieving this (some of which are talked about in the following segment), and capable execution relies upon an appropriately planned recombination component. The posterity under recombination won't be indistinguishable from a specific parent and will rather consolidate parental qualities in an original way (Goldberg, 2002).

5 Mutation. While recombination works on at least two parental chromosomes, transformation locally yet haphazardly alters an answer. Once more, there are numerous varieties of change, however, it, as a rule, includes at least one change being made to a singular's attribute or qualities. As such, transformation plays out as an arbitrary stroll nearby an up-and-comer arrangement.

6 Replacements. The posterity populace made by determination, recombination, and transformation replaces the first parental populace. Numerous substitution procedures, for example, elitist substitution, age-wise placement, and consistent state substitution strategies are utilized in GAs.

7 Repeat stages 2-6 until it is met to end condition.

**V.FUNDAMENTAL GENETIC ALGORITHM OPERATORS**

In this part, we depict a part of the decision, recombination, and change overseers ordinarily used in inherited calculations. Assurance Methods. The assurance approach can be exhaustively organized into two classes as follows. Wellness Proportionate Selection This consolidates procedures, for instance, roulette-wheel decision (Holland, 1975; Goldberg, 1989b) and stochastic general assurance (Baker, 1985; Grefenstette and Baker, 1989). In roulette-wheel assurance, each individual in the general population is permitted a roulette wheel opening assessed concerning its wellbeing. That is, in the uneven roulette wheel, great plans have a greater opening size than the less fit courses of action. The roulette wheel is gone to get a spread contender. The roulette wheel assurance plan can be executed as follows:

1 Evaluate the wellness,  $f_i$ , of every person in the populace.

2 Compute the likelihood (opening size),  $p_i$ , of choosing every part of the populace:  $p_i = f_i/n$   
 $j=1 \dots n$ , where  $n$  is the populace size.

3 Calculate the aggregate likelihood,  $q_i$ , for every person:  $q_i = \sum_{j=1}^i p_j$ .

4 Generate a uniform irregular number,  $r \in (0, 1]$ .

5 If  $r < q_1$  then select the primary chromosome,  $x_1$ , else select the singular  $x_i$  to such an extent that  $q_{i-1} < r \leq q_i$ .

6 Repeat stages 4-5  $n$  times to make  $n$  up-and-comers in the mating pool.

In competition determination,  $s$  chromosomes are picked aimlessly (either regardless of substitution) and entered in to a competition against one another. The fittest person in the gathering of  $k$  chromosomes wins the competition and is chosen as the parent. The most generally utilized worth of  $s$  is 2. Utilizing this determination plot,  $n$  Competitions are expected to pick  $n$  people.




Figure.1.Flowchart of Standard Genetic Algorithm




Figure.2.Circuit considered for Partitioning

VI. SIMULATION RESULTS




Figure.3.a...Simulation results of DYPPO and SGA




Figure.3.b.Comparison results of DYPPO and SGA




Figure.4.Comparison result of DYPPO and SGA

## VII.CONCLUSION:

In this paper the problem of solving the VLSI circuit partitioning using the Standard Genetic Algorithm has presented. Achieving minimum number of interconnections and satisfying area constraint are defined as multi-objective functions. Dynamic weighted PSO and Standard Genetic Algorithm is applied to the VLSI circuit partitioning problem. The Objective function value of SGA has shown better result than DYPSO. Therefore the performance of SGA has shown better results compared to DYPSO to satisfy the multi objective functions.

## REFERENCES

- [1] Mrs.Rajeswari.P,et.al,” An Investigation on Basic Concepts of Particle Swarm Optimization algorithm for VLSI Design”, International Journal of Engineering and Techniques (IJET), ISSN: 2395-1303 (UGCApproved Journal).Feb-2018.
- [2] Mrs.Rajeswari.P, et.al.,”A survey on an optimal solution for VLSI circuit partitioning in physical Design”, IEEE International Conference on Intelligent Sustainable Systems (ICISS 2018)
- [3] P. Rajeswari. P, Dr.Theodore S Chandra, published a paper on “Synthesis of VLSI Structural Cell Partitioning Using Genetic Algorithm” in Springer Nature Proceedings, Dec 2020.
- [4] C. J. Augeri and H. H. Ali, “New graph-based algorithms for partitioning VLSI circuits,” in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. V-521–V-524, May 2004.
- [5] N.Sherwani, “Algorithms for VLSI Physical Design Automation”.

## AUTHORS PROFILE



Mrs.Rajeswari.P  
Research Scholar

Mrs.Rajeswari.P received the Bachelor of Engineering degree from Government College of Technology, Coimbatore and Master’s Degree in VLSI Design from Anna University, Chennai. She is currently pursuing the PhD degree with Department of Electronics and Communication Engineering, Dayananda Sagar University, Bangalore-78.Currently working as an Asst.Professor in Dept of ETE, DSCE, Bangalore-78.Her research interests includes Embedded System Design, VLSI Signal Processing, Circuit Optimization, and CAD algorithms for VLSI Architectures.



Dr. Theodore Chandra S  
Associate Professor

Dr. Theodore Chandra received his PhD from Anna University, Chennai. He has completed his Bachelor of Engineering in Electronics and Communication Engineering and Masters of Engineering with specialization in Communication Systems from Anna University, Chennai. His research interest includes semiconductor device modeling and simulation, high electron mobility transistors and nanowire transistors. He is a recipient of Senior Research Fellowship from the Council of Scientific and Industrial Research (CSIR), Government of India, New Delhi. He is elevated to the grade of IEEE Senior Member in April 2019.He is a member of technical societies like IEEE, ECS, IEICE and IAENG. He has completed a CEP course on “Semiconductor Technology and Manufacturing” conducted by IIT Bombay. He is a certified trainer for the Centre of Competence for Automation Technologies - Joint Initiative of Bosch Rexroth & Dayananda Sagar University.