INTERNATIONAL JOURNAL OF SCIENTIFIC DEVELOPMENT AND RESEARCH International Peer Reviewed & Refereed Journals, Open Access Journal ISSN Approved Journal No: 2455-2631 | Impact factor: 8.15 | ESTD Year: 2016
open access , Peer-reviewed, and Refereed Journals, Impact factor 8.15
The FPGA implementation of retimed high speed adaptive filter architectures for voice enhancement is shown in this research. Many high-speed adaptive filtering techniques for noise cancellation are implemented in this work. The clock speed, hardware requirements, delay, and cost of various VLSI implementations have been seen to vary significantly. The VLSI implementation and performance analysis provide critical information about the structure of an algorithm, such as hardware requirements, power consumption, and real-time performance. The implemented structures' performance was evaluated in terms of operating frequency, maximum combinational path delay, latency, and power consumption.
"Design and implementation of high-speed adaptive filter for speech enhancement", International Journal of Science & Engineering Development Research (www.ijsdr.org), ISSN:2455-2631, Vol.8, Issue 3, page no.1162 - 1167, March-2023, Available :http://www.ijsdr.org/papers/IJSDR2303191.pdf
Downloads:
000337209
Publication Details:
Published Paper ID: IJSDR2303191
Registration ID:204794
Published In: Volume 8 Issue 3, March-2023
DOI (Digital Object Identifier):
Page No: 1162 - 1167
Publisher: IJSDR | www.ijsdr.org
ISSN Number: 2455-2631
Facebook Twitter Instagram LinkedIn